sn7402.v


1
2
3
4
5
6
7
8
9

`timescale 1ns/1ps
module sn7402
  #(parameter tPLH = 0, tPHL = 0)
  (input [3:0]	A,
   input [3:0]	B,
   output [3:0]	Y);

   assign #(tPLH, tPHL) Y = ~(A | B);
endmodule