index
:
verilog-models
main
Verilog models of digital ICs
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
i8288.v
blob: 83a524734b17d1a193e71e0997643f64380382e1 (
plain
)
1
2
3
4
5
6
7
module i8288 (input IOB, input CLK, input nS1); endmodule; // i8288